Systemverilog Initialize Variable In Power