System Verilog Constraint For Power Of 2