Wire And Reg Difference In Verilog