When To Use Wire And Reg In Verilog