Verilog Task Input Array In Python Problem