Verilog Size Case Statement