Verilog Loop Variable Declaration