Verilog Function With Multiple Outputs