Verilog Function With Multiple Inputs In Python How To Comment