Verilog Function Input And Output