Verilog For Loop Syntax Including Three