Verilog For Loop Integer Word