Verilog Code For And