Verilog Case Statement Multiple When