Verilog Case Multiple Statements