Verilog Array Instance Variable Vs Instance Method Definition