Vector And Array In Verilog