Variable In System Verilog