Systemverilog Function Input And Output Rules