Systemverilog Function Input And Output Rules And Laws