Systemverilog Constraint Inside Array