Systemverilog Case Statement Multiple