Systemverilog Case Multiple Matches