Systemverilog Array Assignment In Python For All Selected Lines