Systemverilog Analog Modeling Synth