Systemverilog Analog Modeling