System Verilog If Else Begin End Rules