System Verilog Function With Multiple Outputs And Obs