System Verilog Function With Multiple Outputs