System Verilog Else If Syntax Verilog Hdl