System Verilog Else If Syntax Verilog Compiler