System Verilog Else If Syntax Verilog Code Compiler