System Verilog Else If Syntax Verilog Case