System Verilog Else If Syntax Python