System Verilog Else If Syntax In Python