System Verilog Else If Syntax For Python If Else Problems In C