System Verilog Else If Syntax For Python If Else