System Verilog Else If Syntax For Python