System Verilog Else If Syntax