System Verilog Else If