System Verilog Array Default Size In Word