System Verilog 2d Array Assignment In Python For All Selected Lines