Supply Decrease Shift Left Logical Vs Arithmetic Shift Verilog