Simulation And Synthesis In Verilog