Packed Array And Unpacked Array In Verilog Tutorial In Xilinx