Packed Array And Unpacked Array In Verilog Code For And Gate