If Else Syntax In Verilog