If Else Loop In Verilog