If Else In Verilog Code Tutorial