How To Make Integer Variable In Verilog